Page loading . . .

  
 You are at: The item(s) you requested.Thursday, May 23, 2013
Axelsys Announces Delivery of Brevia2 Development Kit to Lattice Semiconductor  
 Printer friendly
 E-Mail Item URL

April 24, 2012 -- Axelsys LLC today announced the immediate availability of the a successor to the original Brevia Development Kit.

The LatticeXP2 Brevia2 development kit is a low-cost platform for evaluating and designing with LatticeXP2 FPGAs. The kit offers free design tools, reference designs, and a small- form-factor evaluation board. The evaluation board features a LFXP2-5E-6TN144C FPGA device, on-board USB for programming and power, 2-Mbit SPI Flash, 1-Mbit SRAM memory, expansion headers, several LEDs, and user switches

Enhancements included in the Brevia2 Development Kit over its predecessor include a single standard USB cable that replaces RS-232 serial cable, parallel download cable and AC adapter; environmentally conscious plastic packaging significantly reducings weight, size and cost; increased reliability and lower unit cost.

"For the development of the new Brevia2 development kit, it was important for Lattice to identify a partner that could provide us an aggressive turn-key solution for the design and manufacturing of the kit," said Shakeel Peera, Lattice Director of Strategic Marketing, "We turned to Lattice Design Services Partner Axelsys. Axelsys was able to rapidly enhance the design, add features, incorporate innovative packaging and lower overall cost through the use of its tightly coupled China-based manufacturing solution."

Availability and Pricing

The Brevia2 Development Kit is available for $49.00 at the Lattice online store:.



Go to the Axelsys LLC website to find additional information.

E-mail Axelsys LLC for more information.

Read more about
Axelsys LLC
and
Lattice Semiconductor Corp.
on SOCcentral.com


Keywords: FPGAs, field programmable gate arrays, FPGA design, EDA, EDA tools, electronic design automation, Axelsys, Lattice Semiconductor, LatticeXP2 Brevia2 development kit,
601/38305 4/24/2012 298 51


Designer's Mall
0.484375



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.5957031