May 1, 2012 -- Apache Design, Inc. today introduced RedHawk-3DX to meet the power, performance and price demands of low-power mobile, high-performance computing, consumer and automotive electronics. This fourth-generation power sign-off solution delivers greater accuracy, capacity and usability for full-chip dynamic power and reliability simulation to manage power consumption and improve power-delivery efficiency of advanced IC designs.
The release of RedHawk-3DX extends previous generations' capabilities to address sub-20-nm designs with 3+ gigahertz performance and billions of gates. It is also architected to support the simulation of emerging chip and packaging technologies using multidie three-dimensional ICs (3D-ICs) for smart electronic products.
Sign-off accuracy and coverage
To ensure the performance of next-generation ICs, engineers need greater power-simulation accuracy and a more comprehensive understanding of power-behavior scenarios. RedHawk-3DX improves the accuracy and coverage of dynamic power analysis by providing enhanced logic-handling capabilities. Its new event- and state-propagation technologies with vector-based and VectorLess modes utilize both the functional stimulus and statistical probability to determine the switching scenario of the design. The fast event-propagation engine uses register transfer language (RTL)-level functional stimulus to perform cycle-accurate voltage-drop simulation. The state-propagation engine for the VectorLess mode enables time-domain transient analysis without actual input stimulus and includes proprietary techniques to eliminate under-estimation of toggle rates associated with traditional activity-based propagation approaches. RedHawk-3DX also supports flexible mixed-excitation mode, in which some blocks use RTL or gate-level vectors while the rest of the design uses the VectorLess methodology.
Sub-20-nm design requirements for power and signal-electromigration (EM) analyses are driving the need for a more accurate reliability sign-off solution. RedHawk-3DX advances EM-modeling technologies by delivering current direction-aware, metal topology-aware and temperature-aware EM checks, and by expanding its capabilities to support leading foundries’ complex 20 nm EM rules.
Improved capacity and performance
To meet next-generation system-on-chip (SOC) and multi-die simulation-capacity challenges, RedHawk-3DX provides a hierarchical extraction methodology and a re-architected transient simulation engine, delivering up to 40% speed improvement without sacrificing sign-off accuracy. The new extraction reuse view (ERV) technology optimizes a majority of the design while allowing selected critical blocks to retain full-layout details, enabling full-chip simulation with complete consideration for package impact. This approach is particularly effective in handling multicore designs. Additional performance improvements are enabled through a redesigned simulation kernel, which uses advanced multi-threaded software architecture.
Support of advanced low-power techniques
Advanced low-power designs face increasing power/ ground noise across the IC, package and system, which can significantly impact overall performance and silicon success. So it is critical to maintain the voltage quality on the ICs. Designers use on-chip low-drop-out (LDO) voltage regulators to ensure that the output voltage is maintained throughout various operating conditions. RedHawk-3DX enables the creation of an accurate LDO behavioral model for full-chip static and dynamic simulations to help detect and predict excessive load and line regulations.
Multi-die/ 3D-IC extension
Emerging chip and packaging technologies for stacked-die, 3D-IC architecture help to reduce IC power consumption. RedHawk-3DX provides a 3D-IC extension to support both concurrent and model-based multi-die simulations of designs with silicon interposer and through-silicon vias (TSVs). The concurrent mode enables simulation of all chips including the interposer in full layout detail, whereas a model-based approach allows the use of a Chip Power Model (CPM) for some of the chips.
RedHawk-3DX introduces a new multi-tab, multi-pane graphical user interface that enables greater flexibility and productivity for analyzing multi-die designs. It provides the ability to view voltage-drop hotspots and other results from multiple chips in a 3-D stack-up simultaneously. This versatile user environment, in conjunction with Apache's RedHawk Explorer, enables designers to qualify input data, review overall design weaknesses and debug specific hotspots, providing feedback that can lead to more robust designs.
Go to the Apache Design Solutions, Inc. website to find additional information.