Page loading . . .

  
 You are at: The item(s) you requested.Saturday, May 25, 2013
austriamicrosystems Extends its 0.35-µm High-Voltage CMOS Periphery Library to Include 8-kV ESD Protection  
 Printer friendly
 E-Mail Item URL

May 2, 2012 -- austriamicrosystems AG' Full Service Foundry business unit today announced an extension of its 0.35-µm high-voltage CMOS fabrication service, offering electrostatic discharge (ESD) protection up to 8kV at 50V and up to 4kV at 120V operating voltage in ICs fabricated on its specialist H35 process.

The new silicon-proven ESD protection cells guarantee 1-kV, 2-kV, 4-kV and 8-kV HBM (human body model) ESD protection compliant with the MIL-883H, Method 3015.8, JEDEC JESD22-A114F ESD and AEC-Q100 standards, as well as protection up to 500V according to the CDM (charged device model).

austriamicrosystems is among the first foundries to offer proper ESD protection up to 8kV at 50V and 4kV at 120V on a CMOS-based high-voltage process. The move is an extension of the company's ”More Than Silicon" initiative, under which its foundry service provides a package of intellectual property, cell libraries, consultancy and testing services, in addition to wafer fabrication, to help successfully implement advanced analog and mixed-signal circuit designs.

The newly developed periphery library with built-in ESD protection structures offers latch up-free 8-kV HBM ESD protection for maximum supply voltages of 20V and 50V and 4-kV HBM at 120V. Furthermore, it offers a built in latch-up robustness of ±100mA at 150°C according to JEDEC JESD78D, Nov. 2011. The new ESD protection cells have already been successfully used in various automotive products that easily passed the very tough so-called "Zwickau" test (6-kV level according to IEC 61000-4-2 contacted; 330Ohm/150pF).

austriamicrosystems' 0.35-µm high-voltage CMOS technology is the first purely CMOS-based high-voltage process that matches BCD performance and chip sizes at much lower process complexity. It allows the integration of 3.3V, 5V, 20V, 50V and 120V devices on a single chip, floating logic libraries as well as a best-in-class power-on resistance. Rigorous modularity permits 100% re-use of low-voltage CMOS IP. Consequently, austriamicrosystems' 0.35-µm high-voltage CMOS technology is a compelling solution for fabless design houses and IDMs creating power management products, display drivers, sensor interfaces, capacitive actuators, printer and MEMS driver ICs for industrial, medical, communications or automotive markets, supporting advanced applications even in the harshest environments.



Go to the austriamicrosystems AG website to find additional information.

E-mail austriamicrosystems AG for more information.

Read more about
austriamicrosystems AG
on SOCcentral.com


Keywords: ASICs, ASIC design, custom IC design, IP, intellectual property, cores, foundries, foundry services, electrostatic discharge, ESD, austriamicrosystems
601/38363 5/2/2012 384 54


Designer's Mall
0.46875



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.515625