Page loading . . .

  
 You are at: The item(s) you requested.Tuesday, June 18, 2013
Sagantec Acquires NP-Komplete Technologies  
 Printer friendly
 E-Mail Item URL

May 3, 2012 -- Sagantec, Inc. has acquired Dutch start-up NP-Komplete Technologies BV (Eindhoven, The Netherlands) for its physical-design compaction and migration solutions based on a sophisticated 2D dynamic-compaction technology. NP-Komplete Technologies (NPKT) is a provider of DFM solutions, and physical-design optimization engines.

The Sagantec engineering team in the Netherlands is now fully integrated with the NPKT team with the combined team working together on enhancing the tools and addressing future technology challenges.

Following the acquisition, NPKT is now a wholly-owned subsidiary of Sagantec and continues to develop and provide advanced layout-compaction and DFM solutions.

The NPKT migration technology is an automated layout-optimization technology, and was designed from the ground up to address the latest challenges of 20-nm design rules and beyond. Since most of the new rules are enforced to overcome manufacturability-related challenges that impact yield, it takes a sophisticated 2D compaction technology to make necessary modifications to create a DRC-clean layout. The NPKT technology has already been proven with DRC-clean results at several tier-1 semiconductor companies, and used on multiple 28-nm and 20-nm technologies of leading-edge foundries.



Go to the Sagantec, Inc. website to find additional information.

E-mail Sagantec, Inc. for more information.

Read more about
Sagantec, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, EDA, EDA tools, electronic design automation, Sagantec, NP-Komplete Technologies
601/38376 5/3/2012 255 40
Designer's Mall
4th Of July countdown banner
0.3909912



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.4840088