Page loading . . .

  
 You are at: The item(s) you requested.Friday, May 24, 2013
CriticalBlue Announces Broader Support for Renesas' Multicore Platforms within Prism  
 Printer friendly
 E-Mail Item URL

May 2, 2012 -- CriticalBlue has announced the availability of more support for different multicore platforms from Renesas Electronics Corp. within its Prism product. Software developers using various Renesas' multicore platforms can now analyze their existing software applications, quickly evaluate performance on the chosen platform, and accelerate the implementation and tuning of their software on the parallel architecture.

This announcement deepens the existing collaborative relationship between CriticalBlue and Renesas which previously produced Prism support for SH-4A and V850 platforms and now adds supports for the imaging hardware-accelerator-engine-based multicore platforms.

The parallel processing on multicore platforms improves the performance while optimizing the power efficiency. However, such platforms introduce some new concepts from the developers' perspective when porting their software from single to multicore platforms. Renesas quickly responded to concerns about these new challenges and chose to develop, in collaboration with CriticalBlue, support for Renesas multicore platforms within the Prism tool. This delivers a software solution which enables users to take advantage of the parallel architecture while allowing them to get a good understanding of the achievable performance of the multicore design and the resulting porting effort.

Prism is an Eclipse-based embedded multicore programming system which lets software engineers easily assess and realize the full potential of multicore processors without significant changes to their existing development flows. Prism analyzes the behavior of code running on hardware-development boards, virtual machines or simulators. It lets engineers take their existing sequential code, and before making any changes, explore and analyze opportunities for concurrency. Having identified the optimal parallelization strategies in this way, developers implement parallel structures, and use Prism again to verify performance efficiency and thread-safe operations.

In addition to partitioning software onto multicore hardware, the availability of this new Prism Platform Support Package (PSP) will be that users can quantify the benefit of migrating their software applications to multicore platforms. Developers can analyze the impact of the parallel architecture, selecting a number of cores and viewing data cache performance at function or source-line level, resulting in an ability to see the impact of such core architectural features on the overall concurrent schedule. This important feedback to the software programmer would be extremely difficult to visualize otherwise. Ultimately, Prism provides developers with an estimate of the performance gain achievable by partitioning their programs into multiple threads, as well as providing a methodology and flow to implement, tune and verify that multi-threaded software.

These analyses can be done on existing unmodified software applications running on an instruction set simulator. Experienced multicore software programmers will benefit from Prism's capabilities in the area of performance tuning and general multicore code optimization.

Availability

A 30 day evaluation copy of the Prism Core PSPs for Renesas multicore platforms are available today from the CriticalBlue website.



Go to the CriticalBlue website to find additional information.

E-mail CriticalBlue for more information.

Read more about
CriticalBlue
and
Renesas Electronics Corp.
on SOCcentral.com


Keywords: computer system design, general-purpose computers, special-purpose computers, embedded system design, embedded systems, EDA, EDA tools, electronic design automation, software development tools, microprocessors, MPUs, multicore processors, multi-core processors, CriticalBlue, Prism, Renesas Electronics
601/38383 5/4/2012 269 39


Designer's Mall
0.390625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.4375