Page loading . . .

  
 You are at: The item(s) you requested.Tuesday, May 21, 2013
S2C Adds 7 New Prototype Ready Accessories to its Suite of Rapid FPGA-Based Prototyping Tools  
 Printer friendly
 E-Mail Item URL

May 3, 2012 -- S2C, Inc. today announced that it has added 7 new Prototype Ready accessories to the already large family of daughter cards used to create FPGA-based prototypes and interface FPGA-based prototype boards to the user's target operating environment. These pre-engineered off-the-shelf solutions speed the overall prototype development schedule by saving the user the time to engineer the solutions on their own.

"We take the 'rapid' in rapid FPGA-based prototyping very seriously, said Mon-Ren Chene, S2C's Chairman and CTO. "We always work closely with our customers to identify new ways to save them time and to help them get to market sooner. Our success hinges upon our customer's success. In addition, we proactively develop new products and Prototype Ready IP and accessories to help improve our customer's rapid FPGA-based customer success."

Availability

The new Prototype Ready accessories are available today.



Go to the S2C, Inc. website to find additional information.

Read more about
S2C, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, EDA, EDA tools, electronic design automation, FPGA-based prototyping, S2C,
601/38384 5/4/2012 284 45


Designer's Mall
0.390625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.484375