Page loading . . .

  
 You are at: The item(s) you requested.Tuesday, May 21, 2013
Freescale Introduces 64-Bit Quad-Core QorIQ P5040 Processor for Power-Sensitive Control Plane Applications  
 Printer friendly
 E-Mail Item URL

May 7, 2012 -- Freescale Semiconductor, Inc. has introduced two 64-bit, multicore QorIQ P5 family control plane processors delivering 2.4GHz of single-threaded performance per core. The new quad-core QorIQ P5040 and dual-core P5021 products feature a mix of accelerators, high-speed interfaces and security features, resulting in embedded solutions ideally suited for power-conscious control plane applications.

The new products complement Freescale's previously announced QorIQ P5020 and P5010 devices based on 2-GHz cores, and round out one of the comprehensive portfolios of embedded control plane processors. With the new products, Freescale will soon offer a range of single-, dual- and quad-core 64-bit devices for a broad array of applications, from single-core solutions for products requiring a sub-15-W profile, to quad-core processors for compute-intensive applications.

Built on Freescale's 64-bit Power Architecture e5500 core, all four QorIQ P5 family products are pin- and software- compatible. Software reuse is further enhanced with hybrid 32-bit mode capabilities, which support legacy software and help ensure a seamless transition to 64-bit computing.

Both products provide optimal performance per watt and are designed for industrial, storage, military/ aerospace and networking applications including core routers and data centers. They feature advanced security capabilities including secure boot of application code, tamper-detect circuitry and secure debug, as well as hardware-assisted acceleration of cryptography protocols. Key to establishing highly secure systems, Freescale's embedded trust architecture prevents cloning and unauthorized cores from running on a system.

Integration of application-specific accelerators and advanced I/O on a single embedded device means users of both new products benefit from reduced system-development cycles and thermal-management costs. Processing efficiency is optimized in part via CoreNet on-chip fabric that is designed to feed accelerators and cores while eliminating bus contention. A RAID 5/6 engine off-loads the processors' cores from parity calculations for storage applications. The devices integrate high-speed connectivity support for PCIe, SGMII, XAUI, SATA, Aurora and multiple 1GigE and 10GigE. Double-precision floating-point support is included to address key industrial market requirements.

Freescale maintains a broad ecosystem of internal and third-party software to simplify product development and speed time to market. 32-bit and 64-bit software solutions are planned from Freescale and third party ecosystem partners.

Availability

Freescale plans to offer initial samples and a P5040 development board in June 2012, with full qualification for both products expected in the first quarter of 2013.



Go to the Freescale Semiconductor, Inc. website to find additional information.

E-mail Freescale Semiconductor, Inc. for more information.

Read more about
Freescale Semiconductor, Inc.
on SOCcentral.com


Keywords: embedded system design, embedded systems, microprocessors, MPUs, multicore processors, multi-core processors, Freescale Semiconductor, QorIQ P5 family control plane processors, 64-bit MPUs,
601/38389 5/7/2012 265 49


Designer's Mall
0.390625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.484375