Page loading . . .

  
 You are at: The item(s) you requested.Thursday, June 20, 2013
Mindspeed Announces TD-SCDMA Small-Cell Reference Design  
 Printer friendly
 E-Mail Item URL

May 7, 2012 -- Mindspeed Technologies, Inc. today announced the first product for enterprise and public access time-division synchronous-code-division-multiple-access (TD-SCDMA) small cells. Combining yhe Mindspeed Comcerto C1000 CPE processor and PC205 baseband with the PC8818 software, the new 16-user reference design will provide small cell coverage to the world’s largest mobile market.

Mindspeed is currently the only system-on-chip (SOC) company to offer TD-SCDMA small cell solutions and now has a total of seven customers in China.

Following Mindspeed's acquisition of Picochip, the new reference design demonstrates the synergies of the two companies' products. It combines the best of each company's silicon expertise, with the PC205 baseband processor and the C1000 CPE processor working together on the PC8818 software stack for 16-user systems.

"Picochip has a strong history in the Chinese market and it's great to see this continue after the acquisition by Mindspeed," said Yang Hua, secretary-general, TD-SCDMA Industry Alliance (TDIA). "China Mobile is the biggest operator in the world with almost one billion subscribers. Small cells are the only way to provide coverage and capacity to this many people, particularly in dense urban areas and this makes the new reference design from Mindspeed very important to the Chinese market."

Building on Mindspeed's existing solution, the PC8808 four-user TD-SCDMA system for residential applications, using Mindspeed's PC202 single chip, the new reference design has been tailored to allow customers to easily migrate.

The new PC8818 software stack is fully compatible with China Mobile's TD-SCDMA enterprise femtocell specification, following Mindspeed's role as one of the key contributors of that specification. The higher-performing PC205 is also pin-to-pin compatible with the PC202, enabling OEMs to reuse their residential femtocell hardware design. Finally, while the PC8818 improves some key algorithms in the receiver to support 16 simultaneous users, it still maintains the same API to the high-layer protocol stack allowing users to integrate their existing femtocell software stack. Combined, these measures significantly reduce risk for customers, accelerating time-to-market.



Go to the Mindspeed Technologies, Inc. website to find additional information.

Read more about
Mindspeed Technologies, Inc.
on SOCcentral.com


Keywords: embedded system design, embedded systems, wireless, TD-SCDMA femtocells, microprocessors, MPUs, Comcerto C1000 CPE processors, Mindspeed Technologies,
601/38391 5/7/2012 255 44
Designer's Mall
4th Of July countdown banner
0.390625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.484375