Page loading . . .

  
 You are at: The item(s) you requested.Saturday, May 25, 2013
Vennsa Technologies Moves Beyond Debug with OnPoint 2.0   
 Printer friendly
 E-Mail Item URL

May 8, 2012 -- Vennsa Technologies, Inc. today began shipping OnPoint 2.0 debugging and error-localization software with advanced causality analysis for forward debugging, along with a set of performance features to enhance scalability, accuracy and resolution.

"OnPoint 2.0 is a major release for Vennsa, incorporating two years' worth of designer feedback," says Dr. Andreas Veneris, Vennsa's President and CEO. "With this release, the tedious, manual and time-consuming backward debugging process becomes sharply faster and much more intuitive."

According to most technology roadmaps, functional debugging accounts for approximately 60% of the verification effort. When a failure occurs, the engineer typically dumps debug messages and simulation traces, and loads waveform and structural circuit viewers to trace signals backward from the failure points. This entails looking up signal values in the waveform, jumping to the driving signals and statements in source code, and speculating whether suspect pieces of source code are responsible for the error.

Engineers periodically take guesses and start to engage in a forward way of thinking by postulating if changes in suspect signal values can fix the erroneous behavior of the design. If the guesses are not successful, they revert back to the time-consuming back-tracing debug process to discover more potential root-causes for the error.

Debugging forward with OnPoint 2.0

OnPoint 2.0 automates the manual back-tracing debugging task and introduces advanced causality-analysis automation to guide the forward-thinking step to reduce the bug localization and fixing effort.

It performs root-cause analysis of a failure by leveraging complex algorithms and advanced mathematical models. Within minutes and with the push of a button, OnPoint returns all suspect signals, statements and other constructs that can undergo a functional change to correct the failure. It also bins those suspects into a handful of groups based on paths the error takes to failure points.

For each suspect, the tool suggests fixes for new logic signal values that can propagate through the circuit to remedy the buggy behavior. This lets designers immediately apply a forward design-like way of thinking because they are presented with all necessary information to pose questions about how to fix the error.

OnPoint 2.0 includes increased capacity up to the sub-system level and debugging of error traces of thousands of cycles. It supports Verilog, SystemVerilog and VHDL, SystemVerilog and PSL assertions and the Open Verification Library. OnPoint is integrated with most simulation and formal tools as well as verification intellectual property blocks.

Vennsa will demonstrate OnPoint in Booth #1901 during the 49th Design Automation Conference (DAC) June 4- 6 at the Moscone Center in San Francisco.

Availability

OnPoint 2.0 is shipping now.



Go to the Vennsa Technologies, Inc. website to find additional information.

E-mail Vennsa Technologies, Inc. for more information.

Read more about
Vennsa Technologies, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, EDA, EDA tools, electronic design automation, functional verification, debug, debugging, Vennsa Technologies, OnPoint 2.0
601/38399 5/8/2012 409 69


Designer's Mall
0.390625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.484375