Page loading . . .

  
 You are at: The item(s) you requested.Saturday, May 18, 2013
Sagantec Announces New Migration and DRC Correction Tool for 28nm and 20nm  
 Printer friendly
 E-Mail Item URL

May 14, 2012 -- Sagantec, Inc. announced today its nmigrate layout migration and optimization tool specifically developed for 28-nm and 20-nm technology rules. nmigrate is based on the patented 2D dynamic compaction technology developed by NP-Komplete Technologies, whose acquisition Sagantec announced earlier this month. nmigrate has already been used successfully by several tier-1 semiconductor companies.

The nmigrate tool is based on two-dimensional, automated, dynamic layout-compaction technology. It makes all necessary corrections to a layout to enforce complex, must-abide-by rules for 28-nm and 20-nm process technologies and below.

"Today's 28- and 20-nanometer technologies present many new and tougher challenges for physical implementation. A library that is competitive from density, routability, reliability and variability perspectives and at the same time respects all new technology design rules is very hard to design manually in a timely manner. Furthermore, frequent changes and updates to new technology design rules make it even more challenging to keep up with manually," explained Coby Zelnik, Sagantec's President and CEO. "nmigrate is an automatic layout migration, compaction and optimization solution that is proven to successfully handle all these requirements and updates, delivering optimal results that are design rule clean."

nmigrate can migrate and DRC-correct cell layout and make sure the layout adheres to all advanced design rules, including coloring for double patterning. The key benefits offered by nmigrate are higher quality layout, enabled by its 2d native engine and optimized handling of composite rules, and faster time to solution, enabled by scalable automatic optimization of all layout requirements.

Availability

nmigrate is already available for customers who design or migrate libraries for 28-nm and 20-nm processes. Sagantec offers both software license model as well as a service model.

Sagantec will present and demonstrate nmigrate at this year's Design Automation Conference, June 4-6 in San Francisco, CA. at booth #1402.



Go to the Sagantec, Inc. website to find additional information.

E-mail Sagantec, Inc. for more information.

Read more about
Sagantec, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, EDA, EDA tools, electronic design automation, design migration, design rule checking, design rule checkers, DRC, Sagantec, nmigrate
601/38433 5/14/2012 276 47


Designer's Mall
0.390625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.484375