Page loading . . .

  
 You are at: The item(s) you requested.Saturday, May 25, 2013
TowerJazz Introduces Reference Flow 2.0, Featuring Key Cadence Technology, for Its Power-Management Platform  
 Printer friendly
 E-Mail Item URL

May 14, 2012 -- TowerJazz today announced the release of the most comprehensive 180-nm power-management analog/ mixed-signal reference design flow, featuring key technology from Cadence Design Systems, Inc. The new reference design flow features mixed-signal power-management techniques that incorporate the Cadence Encounter Digital Implementation System and Virtuoso technologies with a unified custom/ analog and digital flow for TowerJazz's TS018PM 180-nm and TS035PM 350-nm bipolar-CMOS-DMOS (BCD) power-management process technologies.

TowerJazz's 180-nm power-management platform is a cost-effective solution which offers modular add-ons such as a unique zero-mask-adder multi-programmable non-volatile memory (NVM) solution, thick copper-top metallization for high current drive, and optional 1.8-V gate for heavy digital power-management ICs. In addition, it offers scalable LDMOS devices that provide excellent area optimization of the power devices for up to 60V, with very low mask-count.

TowerJazz's collaboration with Cadence ensures a validated path to silicon realization with end-to-end mixed-signal design, verification and implementation solutions on the most advanced power-management platform. TowerJazz's Reference Design Flow 2.0 delivers advanced mixed-signal methodology based on OpenAccess and SKILL-based process design kits (PDKs) to enable silicon success and faster time-to-market.

TowerJazz will be featuring its Reference Flow 2.0 at DAC, San Francisco on June 3-6, 2012.



Go to the TowerJazz website to find additional information.

Read more about
TowerJazz
and
Cadence Design Systems, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, EDA, EDA tools, electronic design automation, analog design, process technology, foundries, foundry services, reference design flows, TowerJazz, Cadence Design Systems, Encounter, Virtuoso
601/38438 5/14/2012 289 49


Designer's Mall
0.375



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.46875