Page loading . . .

  
 You are at: The item(s) you requested.Wednesday, May 22, 2013
X-FAB Joins IPL Alliance and Announces iPDK Availability  
 Printer friendly
 E-Mail Item URL

May 14, 2012 -- The Interoperable PDK Libraries (IPL) Alliance announced today that X-FAB Semiconductor Foundries AG has joined the IPL Alliance. X-FAB is making interoperable process design kits (iPDKs) available for its most popular foundry processes ranging from 0.6 to 0.13micrometers.

"After extensive evaluation, we decided to join the IPL Alliance, adopt the iPDK standard and provide our customers with X-FAB iPDKs," said Thomas Ramsch, Director of Design Support at X-FAB. "We believe the standardization of PDKs can significantly lower the cost and reduce the effort for analog IP migration. By next month, X-FAB will be able to deliver iPDKs, for all supported EDA tools that work with the OpenAccess database, four times faster than before."

"iPDKs are proven and provide semiconductor foundries significant benefits such as reducing PDK development and validation time, lowering support and distribution costs and enabling advanced design flows and multiple EDA tool support," said Jingwen Yuan, President of the IPL Alliance and Strategic Alliance Manager at Synopsys.



Go to the IPL Alliance website to find additional information.

Read more about
IPL Alliance
and
X-FAB Semiconductor Foundries AG
on SOCcentral.com


Keywords: ASICs, ASIC design, EDA, EDA tools, electronic design automation, process design kits, PDKs, >X-FAB Semiconductor Foundries, foundries, foundry services, Interoperable PDK Libraries (IPL) Alliance
601/38439 5/14/2012 298 50


Designer's Mall
0.390625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.484375