Page loading . . .

  
 You are at: The item(s) you requested.Thursday, May 23, 2013
IC Manage Releases 4th Annual Global Design Management Survey Results   Featured
 Printer friendly
 E-Mail Item URL

May 15, 2012 -- IC Manage, Inc. today announced the availability of its fourth annual "Global Design Management Report, which covers the results of a 524 respondent survey of IC design professionals. The report covers topics such as IP reuse and critical logistics-management features, design-file-management issues, and the adoption of design-management systems.

  • Driving reasons to use a design management system: 2009 - 2012.
  • IP reuse and logistics management critical features.
  • Design Management system adoption.
  • Open-source design-management missing functions.
  • Design file management issues, including EDA tool slowdown due to network storage bottlenecks, and issues with symbolic links for disk space management.

"Speed and storage are the top concerns with design file management," said Dean Drako, President and CEO at IC Manage. "Additionally, IP reuse has more than doubled in importance as a design-management driver over the last two years, with bug dependency management the leading DM challenge. It is vital that a design management system deliver all these technologies to design and verification teams."



Go to the IC Manage, Inc. website for details.

E-mail IC Manage, Inc. for more information.

Read more about
IC Manage, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, PCB design, EDA, EDA tools, electronic design automation, design management, IC Manage
601/38469 5/15/2012 272 50


Designer's Mall
0.390625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.46875