Page loading . . .

  
 You are at: The item(s) you requested.Thursday, June 20, 2013
Kilopass NVM IP Cores Deliver Footprint and Pin-Compatibility Across Eight Top-Tier Foundries for the 130/110-nm Process Node  
 Printer friendly
 E-Mail Item URL

May 15, 2012 -- Kilopass Technology, Inc. today announced that SOC designers can select any hard IP core, IP supplied as GDSII hard macro, from the entire library of Kilopass XPM (eXtra Permanent Memory) and Gusto NVM IP, drop it into a design for fabrication at any of eight top-tier foundries at the 130/110-nm node. Designers can use the same interface and achieve the same area at all of the eight foundries at 130/110nm, making foundry mobility far simpler than before.

"In the past, it might have been possible to move a design from one foundry to another but the size and interface of the NVM IP block would vary from one foundry's process to another. Designers would need to tweak the interface, and accept or redesign for differences in area that individual foundry 130/110-nm processes produced," said Lee Cleveland, Vice President of Engineering at Kilopass. "Kilopass has developed a common implementation at the 130/110 nanometer node that allows all our XPM and Gusto NVM IP cores to be fabricated at any of eight top-tier silicon foundries and deliver the same area using the same interface at each."

The 2T CMOS anti-fuse bit cell enabling Kilopass' common implementation is fabricated in standard CMOS logic process technology without requiring additional process steps or design rule waivers. Given the maturity of the 130/110-nm process, the physical design kits (PDKs) are industrial baselines enabling ease of footprint- and pin-compatibility across eight foundries while each foundry's GDSII remains unique. To ensure over 10 years of reliable product operation, Kilopass 2T bit cell undergoes comprehensive high-temperature operating life (HTOL) and high-temperature storage-life (HTSL) qualification testing. Kilopass NVM IP offerings in 130/110nm include 16-bit register files and 1kbit to 128kbit XPM IP blocks, and 256kbit to 2Mbit Gusto blocks to fit a wide variety of applications from securely storing copy protection algorithms, security codes, and encryption keys to IP addresses, analog/mixed signal trimming data, and boot code storage.

Availability

Kilopass 16-bit XPM register files, 1-kbit to 128-kbit XPM IP blocks, and 512-kbit to 2-Mbit Gusto blocks are available for eight top tier silicon foundries at the 130/110nm node. Contact Kilopass for pricing, a list of the foundries where Kilopass products are available, and for information on availability for the 180-nm node at the eight top-tier foundries.



Go to the Kilopass Technology, Inc. website to find additional information.

E-mail Kilopass Technology, Inc. for more information.

Read more about
Kilopass Technology, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, IP, intellectual property, cores, nonvolatile memory, non-volatile memory, NVM, Kilopass Technology,
601/38470 5/15/2012 455 58
Designer's Mall
4th Of July countdown banner
0.40625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.5