Page loading . . .

  
 You are at: The item(s) you requested.Saturday, May 18, 2013
XJTAG Introduces Network Licensing  
 Printer friendly
 E-Mail Item URL

May 15, 2012 -- XJTAG has releases version 2.7 of its boundary scan software which is now available with network licensing, allowing corporations to share the use of their XJTAG licences across multiple sites, both nationally and internationally.

The XJTAG Development System has new features that are designed to make it even easier to use, and results quicker to generate, including a new JTAG chain identifier and Schematic Viewer. The new JTAG chain identifier detects and automatically sets up the JTAG chain in a circuit, saving the user from manually having to step through each device or connector in the chain themselves. The new integrated Schematic Viewer lets users quickly switch from their XJDeveloper project setups or XJRunner results straight to the schematic view of the component they're interested in, by assigning searchable PDF schematic files to each board.

This release also comes with an API-calling mechanism that lets users access functionality from other .NET assemblies.

A 30-day free trial to see how XJTAG can significantly reduce test-development and debugging time on your own electronics system is available on the XJTAG website.



Go to the XJTAG website to find additional information.

E-mail XJTAG for more information.

Read more about
XJTAG
on SOCcentral.com


Keywords: embedded system design, embedded systems, EDA, EDA tools, electronic design automation, boundary scan, JTAG, XJTAG,
601/38472 5/15/2012 256 40


Designer's Mall
0.390625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.484375