Page loading . . .

  
 You are at: The item(s) you requested.Tuesday, May 21, 2013
Carbon Design Systems Unveils Off-the-Shelf Performance Analysis for ARM Cortex-A Processors  
 Printer friendly
 E-Mail Item URL

May 16, 2012 -- Carbon Design Systems, Inc. today introduced the Carbon Performance Analysis Kit (CPAK) family for accelerating the analysis, optimization and verification of system-on-chip (SOC) performance. CPAKs enable architects and engineers to begin analyzing performance and power within hours of installation, and months before tape-out, reducing overall time-to-market pressures and minimizing the risk of a complete re-design. They can be customized using models from Carbon's IP Exchange model portal, SystemC or Carbon Model Studio.

The CPAK family for ARM Cortex A-Series processors contains reference hardware and software designs along with analysis and debug software for the Cortex-A9, Cortex-A15 and Cortex-A7 cores, and the ARM big.LITTLE subsystem. It comes pre-configured with bare-metal initialization software, Linux or Android OS for analyzing, optimizing and verifying performance and power. In addition, the CPAK Family is pre-configured with the multicore task-migration software layer between the big.LITTLE processing cluster, which includes ARM Cortex-A15 MPCore and Cortex-A7 MPCore processors, and the client OS.

"Designers often attempt to use 85% to 90% cycle-accurate solutions that they claim are good enough for system analysis," comments Joe Tatham, Carbon's Vice President of Engineering. "What typically happens, though, is that model is only 50% to 60% accurate for certain areas. Designers are making multi-million dollar decisions based upon data that's about as accurate as the flip of a coin. Carbon offers 100% cycle-accurate models, where design teams can guarantee performance results will match the final silicon, minimizing the risk of a re-design."

Availability

The CPAK Family for ARM Cortex Processors will be available in bare-metal and Linux configurations in the second quarter of calendar year 2012, and in Android configurations in the second half of calendar 2012.

Carbon will demonstrate the CPAK for ARM big.LITTLE at the Design Automation Conference (DAC) in San Francisco's Moscone Center June 4-6. Carbon will exhibit and offer presentations in the ARM Connected Community Pavilion, Booth #802.



Go to the Carbon Design Systems, Inc. website to find additional information.

E-mail Carbon Design Systems, Inc. for more information.

Read more about
Carbon Design Systems, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, EDA, EDA tools, electronic design automation, ARM-based microprocessors, MPUs, multicore processors, multi-core processors, IP, intellectual property, cores, models, Carbon Design Systems, CPAK
601/38477 5/16/2012 412 51


Designer's Mall
0.40625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.484375