| Posedge and PerfectVIPs Partner to Provide Complete ONFi IP/VIP Solution | | |
May 21, 2012 -- Posedge, Inc. today announced a strategic partnership with PerfectVIPs Posedge and PerfectVIPs have combined their respective strengths to give designers the best Open NAND Flash Interface (ONFi) IP solution and ONFi verification solution on the market. The partnership provides a means for designers to obtain a PerfectVIPs ONFi VIP evaluation packaged with the Posedge ONFi IP.
The Posedge family of Flash controllers includes the ONFI3.0 Universal Flash Controller (UFC 3.0), Universal Flash Controller (UFC 2.2), and NAND Flash Controller (NFC) IP solutions for ASIC. They provide a highly configurable soft IP, optimizing gate count and footprint while delivering the flexibility needed for an interface to NAND, NOR, SRAM and Serial Flash device. The cores have an error correction (ECC) option for Hamming Code or BCH Code with up to 64-bit error correction. With support for up to DDR400 at the memory interface and the ability to queue multiple commands at the controller, the Posedge Flash controllers offer high throughput, low host processor overhead and easy integration in any SOC development.
The PerfectVIPs Genie-ONFi VIP solution provides a complete verification solutions for ONFi based NAND Flash devices or controller designs. The ONFi VIP generates, drives and responds to all ONFi transactions between a host controller and the NAND Flash device. Providing tools such as error injection, erroneous/ illegal responses to host requests and clock-stop operation, the VIP provides a means to completely validate designs. It also provides protocol-checking capability with built-in rules for bus-level, timing, host and device transactions.
Availability
The Posedge IP solutions and the PerfectVIPs VIP solutions are now available for use.
Go to the Posedge, Inc. website to find additional information.
| E-mail Posedge, Inc. for more information.
Read more about Posedge, Inc. and PerfectVIPs on SOCcentral.com |
| Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, EDA, EDA tools, electronic design automation, verification IP, intellectual property, cores, Posedge, PerfectVIPs,
| | 601/38492 5/21/2012 642 83 | |
|
|
|
|
|
| | 0.40625 |
|
|
| Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054 | |
|
| | |
|
|
Subscribe to SOCcentral's SOC Explorer Newsletter and receive news, article, whitepaper, and product updates bi-weekly.
|
|
|
Exec Viewpoint
Reducing Power by Raising the Level of Abstraction
 David Pursley Director, Product Marketing Forte Design Systems
|
|
Exec Viewpoint
The Many Faces of Low-Power Verification
 Ghislain Kaiser CEO, Docea Power
|
|
Exec Viewpoint
Maximizing the Value of Your Internal IP
 Warren Savage CEO, IPextreme
|
|
|
|
Barbara's Bytes
So, Just What Is ESL?
 Barbara Tuck Senior Editor, SOCcentral
|
|
|
|
|
|
|
|
| Design Center |
| Whitepapers & App Notes |
|
|
|
|
|
| Live and Archived Webcasts |
|
|
|
|
|
| Newsletters |
|
|
|
|
|
|
About SOCcentral.com
Sponsorship/Advertising Information
|
|
|