Page loading . . .

  
 You are at: The item(s) you requested.Monday, May 20, 2013
Corelis Releases New CD Version 7.7 Boundary-Scan Tool Suite  
 Printer friendly
 E-Mail Item URL

May 21, 2012 -- Corelis, Inc. has announced the availability of version 7.7 of its ScanExpress boundary-scan tool suite. This new version covers a wide range of new features and enhancements including improved constraints handling, support for multicore devices, and new JTAG embedded test support for additional Freescale and Texas Instruments processors.

Software improvements include:

  • Separate global and local constraint entry within the ScanExpress TPG preparation GUI.
  • Inverted transparency model support along with a new constraint to identify inverted nets.
  • Ability to associate multiple BSDL files to a single JTAG device.
  • FlexNet network licensing for ScanExpress JET.
  • NAND Flash bad-block-management support in ScanExpress JET.
  • JET support for Freescale i.MX35 and Texas Instruments AM18x processors.
  • MSP430F5xxx programming support.
  • Optimization of STAPL file execution for improved throughput.

Availability

Current Corelis customers that have a valid maintenance contract can now access the new version 7.7 CD through the Corelis support website.



Go to the Corelis, Inc. website to find additional information.

E-mail Corelis, Inc. for more information.

Read more about
Corelis, Inc.
on SOCcentral.com


Keywords: embedded system design, embedded systems, microprocessors, MPUs, multicore processors, multi-core processors, EDA, EDA tools, electronic design automation, boundary scan, JTAG, Corelis, ScanExpress
601/38495 5/21/2012 273 43


Designer's Mall
0.453125



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.515625