| Etron Selects Berkeley Design Automation Analog FastSpice for Memory Verification | | |
May 22, 2012 -- Berkeley Design Automation, Inc. today announced that Etron Technology, Inc. has selected the company's Analog FastSpice (AFS) Platform for characterization and verification of its memory designs for low-power and consumer applications.
"Etron memory applications require circuit verification with the highest possible accuracy to ensure high quality die," said Bor-Doou Rong, Vice President at Etron. "We selected the Analog FastSpice Platform because it delivers nanometer Spice accuracy 5 to 10 times faster than traditional Spice and helps us meet the quality and yield goals for our known-good-die (KGD) and packaged buffer memory designs."
The Analog FastSpice Platform is a fast nanometer circuit-verification platform for analog, RF, mixed-signal, and custom digital circuits. The AFS Platform delivers foundry-certified nanometer Spice accuracy 5X to 10X faster than other simulator on a single core and an additional 2X to 4X performance with multithreading. For circuit characterization, the AFS Platform includes comprehensive silicon-accurate device noise analysis and delivers near-linear performance scaling with the number of cores. For large circuits, it delivers >10M-element capacity, fast near-Spice-accurate simulation, and mixed- analog-digital co-simulation with leading Verilog simulators. Available licenses include AFS circuit simulation, AFS Transient Noise Analysis, AFS RF Analysis, AFS Co-Simulation, and AFS Nano Spice.
Go to the Berkeley Design Automation, Inc. website to find additional information.
| E-mail Berkeley Design Automation, Inc. for more information.
| Keywords: ASICs, ASIC design, custom IC design, memory design, EDA, EDA tools, electronic design automation, circuit simulation, Spice, Spice-like, Berkeley Design Automation Analog FastSpice, Etron Technology,
| | 601/38507 5/22/2012 308 47 | |
|
|
|
|
|
| | 0.390625 |
|
|
| Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054 | |
|
| | |
|
|
Subscribe to SOCcentral's SOC Explorer Newsletter and receive news, article, whitepaper, and product updates bi-weekly.
|
|
|
Exec Viewpoint
Reducing Power by Raising the Level of Abstraction
 David Pursley Director, Product Marketing Forte Design Systems
|
|
Exec Viewpoint
The Many Faces of Low-Power Verification
 Ghislain Kaiser CEO, Docea Power
|
|
Exec Viewpoint
Maximizing the Value of Your Internal IP
 Warren Savage CEO, IPextreme
|
|
|
|
Barbara's Bytes
So, Just What Is ESL?
 Barbara Tuck Senior Editor, SOCcentral
|
|
|
|
|
|
|
|
| Design Center |
| Whitepapers & App Notes |
|
|
|
|
|
| Live and Archived Webcasts |
|
|
|
|
|
| Newsletters |
|
|
|
|
|
|
About SOCcentral.com
Sponsorship/Advertising Information
|
|
|