Page loading . . .

  
 You are at: The item(s) you requested.Wednesday, June 19, 2013
Vivante Is First GPU IP Supplier to Pass OpenCL 1.1 Conformance Test  
 Printer friendly
 E-Mail Item URL

May 29, 2012 -- Vivante Corp. today announced that Vivante GC Cores passed the Khronos Group OpenCL 1.1 Embedded Profile (EP) conformance test suite on the Freescale (FSL) i.MX 6 platform. The GC Cores use the latest programmable ScalarMorphic architecture to accelerate parallel data workloads on thousands of concurrent threads to achieve Gigaflops (GFlops) of computational performance. Applications taking advantage of Vivante cores to significantly speed-up processing includes image processing, computer vision, analytics, augmented reality and gesture-motion tracking.

OpenCL (Open Computing Language) is an open industry-standard API and framework used to program multiple devices including GPUs and CPUs, organized as part of a single computational platform. The API takes advantage of all resources to efficiently process the growing number of incoming data from multiple sources including cameras, sensors, IPUs and other complex data streams that require data or task parallelism. The standard targets a wide range of devices including smartphones, tablets, PCs and CE devices, to embedded applications such as automotive ADAS (Advanced Driver Assistance System).

OpenCL uses the Vivante parallel-execution SIMD engines to enhance computation density by performing massively parallel data processing on multiple data streams, across several compute engines. Each compute engine has its own ALU, including pipelined floating-point (FP) and integer (INT) units for math operations, plus a special function unit (SFU) for transcendental operations. A parallel computation and associated series of operations is called a kernel, and the Vivante GC cores can execute thousands of parallel kernels in real-time.

"OpenCL is a key industry resource for driving the next wave of mobile and embedded products," said Rajeev Kumar, i.MX Product Line Manager for Freescale Semiconductor. "We are actively engaged in several OpenCL projects on i.MX 6, with leading customers and partners productizing this technology. Vivante's milestone has the potential to spur mass market adoption of OpenCL across our line of i.MX 6 processors."

About Freescale i.MX 6 processors

Integrating one, two or four ARM Cortex-A9 cores running at up to 1.2GHz each, the i.MX 6 series of processors delivers outstanding performance in a range of end-devices. Scalability across single-, dual- and quad-core products is a hallmark of the i.MX 6 series. Common SOC IP building blocks enable series-wide software and development tool compatibility, while integrated power-management capabilities, a broad range of integrated I/Os, and pin compatibility within package families reduce overall product complexity and development costs.



Go to the Vivante Corp. website to find additional information.

E-mail Vivante Corp. for more information.

Read more about
Vivante Corp.
on SOCcentral.com


Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, IP, intellectual property, cores, graphics processors, graphics processing units, GPUs, Vivante, ARM-based microprocessors, MPUs, multicore processors, multi-core processors, Freescale Semiconductor, OpenCL
601/38566 5/29/2012 595 63
Designer's Mall
4th Of July countdown banner
0.3984375



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.4765625