Page loading . . .

  
 You are at: The item(s) you requested.Tuesday, May 21, 2013
GlobalFoundries Qualifying Agilent Technologies' GoldenGate and Momentum Simulators for Its RF CMOS Processes  
 Printer friendly
 E-Mail Item URL

June 4, 2012 -- GlobalFoundries today announced support for Agilent's GoldenGate RFIC circuit and Momentum 3D planar electromagnetic (EM) simulators for its 65-nm Low-Power enhanced (LPe) RF CMOS process.

The 65LPe RF CMOS process is based on GlobalFoundries' 65-nm Low-Power enhanced process. Process and model compatibility between these baseband and RF processes ensures intellectual property designed for baseband products is fully transferrable to the RF CMOS SOC solution. With its suite of RF components, low-leakage transistors, VNCAP (metal-oxide-metal capacitor), MIM (metal-insulator-metal capacitor), thick metal inductors, and varactors, the 65-nm LPe RF CMOS process provides an ideal platform for low-power and high-performance SOC solutions.

"Support for GoldenGate provides our customers access to Agilent's proven expertise in RF and microwave design. As a next step, we are working to qualify Agilent's RFIC solution for the 65-nm and 55-nm nodes," said Richard Trihy, Director of Design Methodology at GlobalFoundries.

Both GoldenGate and Momentum are seamlessly integrated into the Cadence Virtuoso Platform.



Go to the GlobalFoundries website to find additional information.

E-mail GlobalFoundries for more information.

Read more about
GlobalFoundries
and
Agilent EEsof EDA
on SOCcentral.com


Keywords: ASICs, ASIC design, EDA, EDA tools, electronic design automation, RF design, microwave design, simulation, simulators, GlobalFoundries, Agilent EEsof EDA, GoldenGate, RF CMOS, process technology,
601/38624 6/4/2012 252 35


Designer's Mall
0.390625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.484375