Page loading . . .

  
 You are at: The item(s) you requested.Saturday, May 25, 2013
Axelsys Manufactures Lattice Semiconductor's Low-Cost Versa PCI Express Development Kit  
 Printer friendly
 E-Mail Item URL

June 5, 2012 -- Axelsys LLC today announced the successful delivery of the Lattice Semiconductor Corp. LatticeECP3 FPGA Versa Development Kit.

The LatticeECP3 FPGA Versa Development Kit is a low-cost design platform for building leading edge systems in a variety of markets such as industrial networking, industrial automation, computing, medical equipment, defense, and consumer electronics. The Versa Kit empowers designers to build both PCI Express and Gigabit Ethernet-based systems. The Kit offers free design tools, ready-made demos, reference designs, a versatile evaluation board, and a serial-programming cable. The evaluation board features an LFE3-35EA-8FN484C FPGA device, PCIe and Ethernet connectors, 64 Mbit SPI Flash, 1Gbit DDR3 memory, expansion headers, several LEDs and user switches.

"Axelsys has been an outstanding partner for the Versa Development Kit," said Shakeel Peera, Lattice Director of Strategic Marketing, "Axelsys's electronic manufacturing solution has allowed Lattice to deliver the Versa Development Kit at an unprecedented price of $99.00, enabling designers around the world to innovate with our low-cost, low-power LatticeECP3 mid-range FPGA solution."

Pricing and Availability

The price for the Versa Development Kit is $99.00 and is available for immediate ordering via the Lattice online store.



Go to the Lattice Semiconductor Corp. website to find additional information.

E-mail Lattice Semiconductor Corp. for more information.

Read more about
Lattice Semiconductor Corp.
and
Axelsys LLC
on SOCcentral.com


Keywords: FPGAs, field programmable gate arrays, FPGA design, EDA, EDA tools, electronic design automation, PCI Express, PCIe, Lattice Semiconductor Versa development kits, Axelsys
601/38638 6/5/2012 308 47


Designer's Mall
0.4060059



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.4849854