Page loading . . .

  
 You are at: The item(s) you requested.Tuesday, May 21, 2013
Xtendwave Selects EnSilica's eSi-3200 Processor for Receiver IC Implementing Next-Generation WWVB Atomic Time-Keeping Signal  
 Printer friendly
 E-Mail Item URL

June 5, 2012 -- EnSilica, Ltd. announced that Xtendwave has licensed its high-performance eSi-3200 32-bit processor core to power Everset, Xtendwave's time code receiver solution for the next-generation WWVB atomic time-keeping signal. The new signal, broadcast by NIST (the National Institute of Standards and Technology), will represent the official time of the USA and includes the implementation of daylight saving time and leap seconds.

Xtendwave, a fabless semiconductor company focused on the development of physical-layer communication technologies, is developing Everset as both a chip and IP solution to provide electronic clock and appliance manufacturers with a low-cost, low-power solution for receiving and decoding the new time-keeping signal. The signal adopts an advanced communications protocol based on a new modulation and coding scheme. Xtendwave is developing Everset as part of its contract with NIST to design the new WWVB broadcasting system to overcome reception problems in certain locations and environments by enhancing performance and sensitivity as well as improving robustness to interference.

Xtendwave chose EnSilica's eSi-3200 processor for Everset following extensive evaluation against a competing solution from the industry's primary supplier of embedded processors. Several key factors were crucial to Xtendwave's choice of the eSi-3200: low gate-count, performance, low power, high code density, compact silicon area and ease of integration. EnSilica's flexible licensing model will also facilitate the proliferation of the solution by allowing its deployment in third-party products.

EnSilica provided Xtendwave with a version of eSi-3200 optimized for the Everset application, configuring it to reduce the overall processor gate count by half compared to the competing solution. The optimized version also featured custom trigonometric instructions reducing cycle count by 30% and a 2-kByte reduction in valuable memory space. "EnSilica's eSi-3200 processor clearly proved the superior choice both technically and commercially following our evaluation," said Oren Eliezer, Xtendwave's Chief Technology Officer. "Technically, it was the best solution for our demanding performance criteria. Commercially, EnSilica's flexible licensing model will not only enable us to proliferate the technology but also open up a wealth of new applications."



Go to the EnSilica, Ltd. website to find additional information.

E-mail EnSilica, Ltd. for more information.

Read more about
EnSilica, Ltd.
and
Xtendwave
on SOCcentral.com


Keywords: ASICs, ASIC design, embedded system design, embedded systems, eSi-3200 microprocessors, MPUs, EnSilica, Xtendwave
601/38653 6/5/2012 246 41


Designer's Mall
0.40625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.484375