Page loading . . .

  
 You are at: The item(s) you requested.Sunday, May 19, 2013
Sexy SoCs Are Not the Whole Story for FPGAs  
Publication: Electronics Weekly
Contributor: Lattice Semiconductor Corp.
 Printer friendly
 E-Mail Item URL

June 18, 2012 -- When is a FPGA an SoC? When it integrates a large amount of the functionality an engineer needs and makes their life easier!

The discussion of system-on-chip (SoC) devices often focuses on the high end of the market, e.g., powerful ARM processors embedded as hard cores in cutting edge FPGAs. However, there is still a lot of action in the low and mid-range of the market.

 

By Douglas Hunter. (Hunter is Corporate Vice President of Marketing at Lattice Semiconductor, Inc.)


This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the Electronics Weekly website.

Read more about
Lattice Semiconductor Corp.
on SOCcentral.com

Keywords: FPGAs, field programmable gate arrays, FPGA design, system-on-chip, SoC, Electronics Weekly, Lattice Semiconductor,
602/38755 6/18/2012 523 102


Designer's Mall
0.171875



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.25