You are at: The item(s) you requested.

Thursday, June 20, 2013

PLDA Announces Low-Profile PCIe FPGA Design Kit Based on Altera Stratix V GX FPGA

June 27, 2012 -- PLDA has added a new board to its suite of FPGA design kit solutions. The PLDA XpressGX5LP is the first FPGA-based low-profile PCI Express-form-factor card incorporating 40Gb of Ethernet connectivity and 8GBytes of DDR3 SDRAM. It is delivered with PLDA's PCIe 3.0 IP and full hardware 10G TCP stack IP, specifically optimized for the Altera Stratix V FPGA.

The XpressGX5LP FPGA design kit provides a complete design environment for applications using PCIe and 10GbE as their main communication interfaces. The XpressGX5LP is an integrated, low-profile PCI Express FPGA card with quad-10Gb Ethernet (40GbE) engineered for both prototyping and field deployment. The PCIe and Ethernet architecture designed into the PLDA XpressGX5LP is ideal for high-demand applications including real-time network processing and high-frequency trading.

Key features of PLDA XpressGX5LP low-profile board

Supports PCIe 3.0 at Gen3, Gen2, Gen1 speeds, in x1, x2, x4, x8.
Features Altera's 28nm Stratix V GX A7/A4 FPGA.
QSFP+ enabling 40Gb Ethernet or up to 4 x 10GbE.
Extensive on-board memory resources.
No external power supply required.
Includes PLDA's QuickPCIe IP core, a highly configurable PCIe IP with advanced DMA and streaming interface.
Optionally includes PLDA's QuickTCP IP core, a full hardware 10G TCP stack IP with streaming interface.
Provides a complete solution with encrypted RTL or source code, bus functional models, software design kit including device drivers and APIs, reference designs and complete technical support.

Availability

The PLDA Xpress5GX is shipping now and will available for bulk orders in Q3 2012.

Posted by: John Miklosz

Go to the PLDA website to find additional information.

E-mail PLDA for more information.

Read more about
PLDA
on SOCcentral.com

Keywords: FPGAs, field programmable gate arrays, FPGA design, EDA, EDA tools, electronic design automation, development boards, PCI Express, PCIe, PLDA,

601/38761 6/27/2012 356 61

Designer's Mall

$4th Of July countdown banner$

0.3908691

Search site for:
Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction

David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification

Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP

Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy

Mike Donlin
The Write Solution
Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?

Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search
SOC Design ASIC Design ASIC Verification FPGA Design CPLD Design PCB Design DSP Design RTOS Development Digital Design	Analog Design Mixed-Signal Design DFT DFM IC Packaging VHDL Verilog SystemC SystemVerilog