Page loading . . .

  
 You are at: The item(s) you requested.Wednesday, May 22, 2013
Green Hills Software Announces Optimized Tools for Renesas' RH850 Microcontrollers  
 Printer friendly
 E-Mail Item URL

July 17, 2012 -- Green Hills Software, Inc. today announced its collaboration with Renesas Electronics Corp. for the development of Renesas' new RH850 family of automotive microcontrollers (MCU). Green Hills Software's MULTI multicore debugger, optimizing compiler, TimeMachine suite and processor probes will target the advanced capabilities of the new RH850 core, including its high-speed floating-point unit (FPU), enhanced peripherals, and multicore debug and high-speed processor-trace interfaces.

Today's automotive MCU developers are increasingly looking to satisfy functional safety requirements from ASIL (Automotive Safety Integrity Level) A to ASIL D together with lower power-consumption requirements in a high-performance package. Renesas' RH850 family will include multiple application-tailored product series including advanced driver-assistance systems (ADAS), supported by Green Hills Software's optimizing tool chain and debugger, allowing companies to select the product that matches their specific requirements. The RH850 family will extend from single-core to multicore with dual-core lockstep allowing for flexible functional-safety capabilities.

The long-time collaboration between Renesas and Green Hills Software has produced industry-leading optimizing compilers that offer tailored optimization for the RH850 family of MCUs. The Green Hills Software tools employ thousands of processor-independent and processor-dependent optimizations, including advanced techniques such as an advance dual-issue pipeline scheduler, inter-procedural optimizations, link-time automatic addressing mode optimization and code factoring. The result is technology that generates the fastest and smallest code for the RH850 family.

The MULTI IDE for the RH850 family offers integrated development, debug and programming tools, including AUTOSAR operating system awareness, which gives the user visibility into objects and tasks and system state; single-core and multicore build and debugging for bare-board (no OS) applications; flash programming for on-chip flash; new multicore instruction set simulator (ISS) with support for the RH850's hyper-threading capabilities; performance profiler; project builder; code coverage; run-time error checking; MISRA C adherence wizard; DoubleCheck integrated static code analyzer; and Green Hills target-debug agents for Renesas' on-chip debugging and in-circuit emulators.

Posted by: John Miklosz



Go to the Green Hills Software, Inc. website to find additional information.

E-mail Green Hills Software, Inc. for more information.

Read more about
Green Hills Software, Inc.
on SOCcentral.com


Keywords: embedded system design, embedded systems, microcontrollers, MCUs, EDA, EDA tools, electronic design automation, software development tools, integrated development environments, MULTI IDEs, Green Hills Software
601/38850 7/17/2012 248 55


Designer's Mall
0.390625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.46875