Page loading . . .

  
 You are at: The item(s) you requested.Wednesday, May 22, 2013
Rockchip Licenses Arteris FlexNoC Interconnect IP for Android-Based Tablets  
 Printer friendly
 E-Mail Item URL

July 19, 2012 -- Arteris SA today announced that Fuzhou Rockchip Electronics Co., Ltd. has selected Arteris FlexNoC interconnect IP as the backbone SOC interconnect for its upcoming application processor. The company, a Chinese fabless semiconductor company and mobile internet system-on-chip (SOC) provider will leverage the chip in new cost-effective Android-based tablets and other mobile devices.

"We evaluated all the leading interconnect technologies and proved that Arteris' NoC technology is the good choice for our multicore ARM-based SOCs," said Li Shiqin, IC Design Manager at Rockchip. "Arteris FlexNoC is the suitable way for us to meet our frequency, power, memory efficiency and QoS requirements."

About Fuzhou Rockchip Electronics Co., Ltd.

Fuzhou Rockchip Electronics Co., Ltd. focuses on mobile internet platforms with products targeted on mobile Internet terminals (smart-phone/ MID/ Internet TV/ e-Book) and portable multimedia entertainment terminals (MP3/ PMP). Rockchip has combined its video and audio experience to produce semiconductor solutions for the world-famous OEM/ ODM and brand customers.

Posted by: John Miklosz



Go to the Arteris SA website to find additional information.

E-mail Arteris SA for more information.

Read more about
Arteris SA
on SOCcentral.com


Keywords: ASICs, ASIC design, IP, intellectual property, cores, network-on-chip, NoC, on-chip interconnect, Arteris,
601/38854 7/19/2012 515 81


Designer's Mall
0.40625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.484375