Page loading . . .

  
 You are at: The item(s) you requested.Friday, May 24, 2013
Synopsys Collaborates with Renesas to Develop Virtual Prototypes to Speed Software Debug and System Testing for Renesas' MCU-Based Designs  
 Printer friendly
 E-Mail Item URL

August 1, 2012 -- Synopsys, Inc. today announced a collaboration with Renesas Electronics Corp. to develop and deploy advanced software-development solutions optimized for designs based on Renesas microcontrollers (MCUs), including the recently announced RH850 family. The collaboration includes establishment of a Virtual MCU Center of Excellence with a dedicated team of engineers from both companies that will develop, among other commercial products, system-level models and Virtualizer Development Kits (VDKs) to accelerate software development and system testing for Renesas RH850-based designs. VDKs are software development tools integrating functional models of digital hardware, providing full visibility and controllability of single and multicore systems for unparalleled software debug and analysis capabilities.

"Our collaboration with Synopsys represents a long-term investment to improve the way software is developed and integrated into automotive subsystems," said Hisashi Takahashi, General Manager of the MCU Software Division, MCU Business Unit, Renesas Electronics. "The Virtual MCU Center of Excellence brings together the unique expertise of both companies to extend and optimize proven virtual-prototyping technology for users of Renesas microcontrollers. The availability of VDKs for Renesas' RH850 MCUs will enable software developers and teams performing system integration and test throughout the automotive supply chain to shorten development cycles and improve product testability and reliability."

Renesas' recently announced 32-bit RH850 MCU family is architected to support single- and multicore configurations that meet the processing requirements of a wide variety of automotive applications such as safety, body and engine control, driver interfaces and infotainment. These applications require designers to debug and validate an increasing amount of software code, often at multiple stages in the system-development process. VDKs supporting the Renesas RH850 will allow software developers to start writing and testing code months before hardware availability. In addition, Synopsys' VDKs will enable rapid deployment of virtual Hardware-in-the-Loop testbenches to increase code coverage and enhance fault testing.

Availability

The VDKs for Renesas' RH850 MCUs are scheduled to be available from Synopsys in the fourth quarter of 2012.

Posted by John Miklosz



Go to the Synopsys, Inc. website for details.

E-mail Synopsys, Inc. for more information.

Read more about
Synopsys, Inc.
and
Renesas Electronics Corp.
on SOCcentral.com


Keywords: ASICs, ASIC design,embedded system design, embedded systems, microcontrollers, MCUs, EDA, EDA tools, electronic design automation, virtual prototyping, Synopsys, Virtualizer Development Kits (VDKs), Renesas Electronics,
601/38906 8/1/2012 345 60


Designer's Mall
0.390625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.484375