Page loading . . .

  
 You are at: The item(s) you requested.Saturday, May 25, 2013
ARM and GlobalFoundries Collaborate to Enable Next-Generation Devices on 20-nm and FinFET Process Technologies  
 Printer friendly
 E-Mail Item URL

August 13, 2012 -- GlobalFoundries and ARM today announced a multi-year agreement to jointly deliver optimized system-on-chip (SOC) solutions for ARM processor designs on GlobalFoundries' 20-nm and FinFET process technologies. The new agreement also extends the long-standing collaboration to include graphics processors. As part of the agreement, ARM will develop a full platform of ARM Artisan Physical IP, including standard-cell libraries, memory compilers and POP IP solutions.

The companies have been collaborating for several years to jointly optimize ARM Cortex-A series processors, including multiple demonstrations of performance and power-efficiency benefits on 28nm as well as a 20nm test-chip implementation currently running through GlobalFoundries fab in Malta, N.Y. This agreement extends the prior efforts by driving production-IP platforms that will enable designs on 20nm and promote rapid migration to three-dimensional FinFET transistor technology.

GlobalFoundries plans to develop optimized implementations and benchmark analysis for next-generation, energy-efficient ARM Cortex processor and ARM Mali graphics processor technologies, accelerating customers' own SOC designs using the respective technologies. The comprehensive platform of ARM Artisan pPhysical IP for GlobalFoundries' 20nm-LPM and FinFET processes and POP IP products provide fundamental building blocks for SOC designers. This platform builds on the existing Artisan physical IP platforms for numerous GlobalFoundries' process technologies including 65nm, 55nm and 28nm, as well as the Cortex-A9 POP technology for 28-nm SLP, now available for licensing from ARM.

ARM POP technology accelerates the core hardening for ARM's Cortex-A series CPUs with market-leading performance, power and area. POP IP products comprise three critical elements necessary to achieve an optimized ARM core implementation. First, it contains Artisan physical IP standard-cell libraries and memory-cache instances that are specifically tuned for a given ARM processor and foundry technology. Second, it includes a comprehensive benchmarking report to document the exact conditions and results ARM achieved for the processor implementation across an envelope of configuration and design targets. Finally, it includes the detailed implementation knowledge including floorplans, scripts, design utilities and a POP Implementation Guide, which enable companies to achieve similar results quickly and with lower risk.

The GlobalFoundries 20nm-LPM technology is a comprehensive, cost-effective platform, delivering up to 40% performance improvement and twice the gate density of 28nm. Since it will offer a range of transistor capabilities, 20-nm LPM will serve a range of power and performance points across high-volume market segments. By offering a full scaling of the transistor and metal pitch, the resulting 20-nm LPM devices will be competitive in cost and area to suit the requirements of next-generation devices.

This collaboration also extends to GlobalFoundries' FinFET-based process technology. By anticipating this process technology from the beginning, the partners will jointly optimize both the physical IP and process technology to assure a rapid migration path from 20-nm LPM. As a result, this collaboration will result in a range of implementation solutions available sooner and at lower risk than ever before.

Posted by: John Miklosz



Go to the ARM website to find additional information.

E-mail ARM for more information.

Read more about
ARM
and
GlobalFoundries
on SOCcentral.com


Keywords: ASICs, ASIC design, foundries, foundry services, ARM, IP, intellectual property, cores, GlobalFoundries
601/38946 8/13/2012 490 71


Designer's Mall
0.390625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.484375