Page loading . . .

  
 You are at: The item(s) you requested.Wednesday, June 19, 2013
TSMC Unveils Foundry's First 100-MHz Access Speed Embedded Flash IP  
 Printer friendly
 E-Mail Item URL

August 16, 2012 -- TSMC today unveiled the foundry segment's first 100-MHz flash memory single-cycle access speed 90-nm embedded flash IP targeting a wide range of automotive, communications and industrial microcontroller (MCU) products. The new macro provides extremely high performance and excellent system efficiency that meets the demanding requirement of faster on-chip flash memory access and increasing CPU processor speeds.

Built on TSMC's 90-nm logic-process node, the new macro delivers significantly reduced size and several times faster speed than its 0.18-micron counterpart. It provides single-chip memory and logic functionality, saving board space and enhancing system reliability.

"The new IP is fully compatible with TSMC's 90-nm logic process, allowing for re-use of existing embedded memories and logic libraries that promotes quick product ramp," said Sreedhar Natarajan, Director of Design and Technology Platform at TSMC.

TSMC is the only foundry that provides multiple-generation embedded flash IP that has passed automotive AEC-Q100 product qualification requirements.

Posted by: John Miklosz



Go to the TSMC (Taiwan Semiconductor Manufacturing Company) website to find additional information.

Read more about
TSMC (Taiwan Semiconductor Manufacturing Company)
on SOCcentral.com


Keywords: ASICs, ASIC design, Flash memory IP, intellectual property, cores, embedded memory, TSMC (Taiwan Semiconductor Manufacturing Company)
601/38966 8/16/2012 448 67
Designer's Mall
4th Of July countdown banner
0.40625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.484375