Page loading . . .

  
 You are at: The item(s) you requested.Sunday, May 19, 2013
DENSO Adopts Mentor Graphics ICanalyst for Reuse of Analog Circuit Resources  
 Printer friendly
 E-Mail Item URL

August 20, 2012 -- Mentor Graphics Corp. today announced that DENSO Corp. has adopted the Mentor ICanalyst tool, which is an analog cell-characterization management tool, that allowed DENSO to substantially reduce the datasheet-generation work required for reusing existing analog circuit resources, and facilitates efficient reuse of circuit blocks.

"Datasheet generation is vital to understanding legacy block data when engineers reuse the analog circuit blocks. Traditionally, datasheets must be prepared by summarizing results of temperature, parameter, and corner model simulations. The extremely costly verification and generation processes limit the possibility of circuit reuse and, therefore, hamper improvement of design efficiency. At DENSO, we automatically collected the simulation result and generated datasheets using ICanalyst and we are now spending significantly less time and money on such painful datasheet generation," said Yoshiki Kuwata, DENSO.

With supporting languages such as Perl and Tcl for customizing simulation result data in the datasheet-creation flow, the ICanalyst tool let DENSO engineers output circuit-block datasheets directly in their original formats. The ICanalyst tool can also use IBM Platform LSF to run simulations on multiple distributed CPUs, which leads to faster and simplified simulations. Another benefit is achieved by linking the ICanalyst tool to the Mentor schematic editor and wave viewer. Through the integration, waveform-result and circuit-diagram images can be automatically captured for document use without changing their existing schematic database.

Posted by: John Miklosz



Go to the Mentor Graphics Corp. website to find additional information.

Read more about
Mentor Graphics Corp.
on SOCcentral.com


Keywords: analog design, ASICs, ASIC design, EDA, EDA tools, electronic design automation, device characterization, design reuse, design management, Mentor Graphics ICanalyst
601/39006 8/20/2012 323 61


Designer's Mall
0.390625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.4726563