Page loading . . .

  
 You are at: The item(s) you requested.Saturday, May 18, 2013
ClioSoft Authors Chapter on Data Management in Mixed-Signal Methodology Guide Published by Cadence  
 Printer friendly
 E-Mail Item URL

August 30, 2012 -- ClioSoft, Inc. has authored a chapter on data management in the Mixed-Signal Methodology Guide that was published by Cadence Design Systems in August 2012. The Guide provides a broad overview of the design, verification and implementation methodologies required for analog/ mixed-signal (AMS) intellectual property (IP) and system-on-chip (SOC) designs.

The chapter on data management looks at today's mixed-signal design environment and outlines traditional team-design techniques and pitfalls as well as the general requirements for a data-management system. It explains how to manage projects with a data-management system, how such a system impacts collaboration across globally distributed design centers, and how team design can leverage a data-management system for more efficient workflow, to manage engineering change orders, to track releases and variants, and to more effectively reuse IP and process design kits (PDKs) across projects. Examples of rules, roles, access and permissions flesh out methodologies for deployment productivity gains.

ClioSoft will be holding a weekly drawing to give away copies of the Guide. Register to enter the drawing and to receive a PDF copy of the data management chapter.

Posted by: John Miklosz



Go to the ClioSoft, Inc. website for details.

E-mail ClioSoft, Inc. for more information.

Read more about
ClioSoft, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, EDA, EDA tools, electronic design automation, analog design, mixed signal design, mixed-signal design, design management, design collaboration, ClioSoft,
601/39051 8/30/2012 458 68


Designer's Mall
0.453125



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.53125