Page loading . . .

  
 You are at: The item(s) you requested.Monday, May 20, 2013
OptEM Engineering, Inc.  
Address: 3553 31st Street N.W., Suite 453
              Calgary, BC T2L 2K7 CANADA
Phone: 403-289-0499
Email: info@optem.com
Website: www.optem.com


OptEM Engineering specializes in the electromagnetic and signal integrity analysis of electronic interconnects. OptEM's software and services focus on interconnect extraction, modeling and characterization of deep-submicron ICs, advanced IC packages, and connector/cable systems.

OptEM's software tools are specifically targeted to analyze interconnects of high-speed designs. Fabrication information and standard design datafiles are used throughout all of OptEM's software products to simplify the input process. On output, the software provides detailed parametric reports and plots, interconnect SPICE models, reflection and crosstalk values, S-parameters, and other critical information for design engineers.


Go directly to OptEM Engineering, Inc. for more company and product information.

Keywords: OptEM Engineering, EDA, EMI Analysis, Parasitic Extraction, Spice & Spice-like Simulation (IC), Signal Integrity Analysis,
206/498 1/24/2003 902 255
Rate this vendor's website (anonymous postings will be deleted)




Designer's Mall
0.2030029



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.2809753