Page loading . . .

  
 You are at: The item(s) you requested.Monday, May 20, 2013
A Look Inside Electronic System Level (ESL) Design   
Publication: eeDesign (EE Times EDA News)
Contributor: CoFluent Design
 Printer friendly
 E-Mail Item URL

March 26, 2004 -- We all know that ESL stands for Electronic System Level design, and per Gartner Dataquest's definition, it encompasses the concurrent design of the hardware and software parts of an electronic product.

However, the important word in ESL is "system." All designers probably have their own definition of what a system is, depending on the subset of the product they're working on, and at which design stage. The difficulty for them is finding the right ESL design tool adapted to their needs and their vision of what their system is.

What really is the difference between ESL tools, and what are the key questions designers should ask themselves to find the right tool that will help them do their job faster and more easily?

By Vincent Perrier. (Perrier is co-founder and director of CoFluent Design)


This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the eeDesign (EE Times EDA News) website.

Read more about
CoFluent Design
on SOCcentral.com

Keywords: eeDesign, CoFluent Design, ESL, electronic system level design,
564/5309 3/26/2004 8965 1123


Designer's Mall
0.1557617



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.25