Page loading . . .

  
 You are at: The item(s) you requested.Saturday, May 25, 2013
Optimum Design Associates  
Address: 1075-B Serpentine Lane
              Pleasanton, CA 94566 USA
Phone: 925-401-2004
Email: sales@optimumdesign.com
Website: www.optimumdesign.com


Optimum Design is a provider of PCB layout, engineering, and turnkey manufacturing services. The company's PCB layout services encompass schematic capture, high-speed digital, analog, mixed digital/analog and RF, quick turn around schedules, and Valor manufacturing verification. Design tools used are Mentor Expedition, Cadence Allegro, Innoveda PADS and Protel.

The company can also take designs from initial concept and specifications through small volume manufacturing. Is services include feasibility studies, systems analysis and requirement specification, system design, detailed hardware-software design, proto-type debug, program coding, systems integration, and complete project management.


Go directly to Optimum Design Associates for more company and product information.

Keywords: Optimum Design Associates PCBs, design services
206/666 1/26/2003 787 191
Rate this vendor's website (anonymous postings will be deleted)




Designer's Mall
0.21875



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.3125