Page loading . . .

  
 You are at: The item(s) you requested.Thursday, June 20, 2013
Accellera  
Address: 1370 Trancas Street, #163
              Napa, CA 94558 USA
Phone: 707-251-9977
Website: www.accellera.org


Accellera Systems Initiative is the result of the union of Accellera and the Open SystemC Initiative, and is an independent, not-for profit organization dedicated to create, support, promote, and advance system-level design, modeling, and verification standards for use by the worldwide electronics industry. It comprises a broad range of members that fully support the work of its technical committees to develop technology standards that are balanced, open, and benefit the worldwide electronics industry.

Leading companies and semiconductor manufacturers around the world are using its electronic design automation (EDA) and intellectual property (IP) standards in a wide range of projects in numerous application areas to develop consumer, mobile, wireless, automotive, and other "smart" electronic devices. Through an ongoing partnership with the IEEE, standards and technical implementations developed by Accellera Systems Initiative are contributed to the IEEE for formal standardization and ongoing governance.



SOCcentral Feature Articles

Defining a Universal Verification Methodology

7/23/2010

SystemVerilog and SystemC: Two Standards Used Together to Design SOCs

7/14/2006

Articles Online

Get the Lowdown on Accellera's VIP and UVM

4/1/2011

What Can Be Expected from the Accellera Unified Coverage Interoperability Standard?

10/22/2010

Formal Approach Offers Verification "Salvation"

5/30/2005

Tutorials, White Papers, etc.

An Introduction to IEEE 1666-2011, the New SystemC Standard

An Introduction to the Unified Coverage Interoperability Standard

UVM: Ready, Set, Deploy!

Verification and Automation Improvement Using IP-XACT

SystemVerilog 3.1a Language Reference Manual (LRM)

News

IEEE-SA and Accellera Team to Deliver 1801 Unified Power Format Standard

5/30/2013

Accellera Systems Initiative Announces Standard for Tracking Soft IP Use

4/16/2013

Accellera Systems Initiative Launches Working Group to Standardize Interoperability of Multiple Language Verification Environments and Components

4/3/2013

Accellera Systems Initiative Completes SystemC AMS 2.0 Standard

3/19/2013

Janick Bergeron Receives Accellera Systems Initiative Technical Excellence Award

2/21/2013

New SystemC Library Now Available from Accellera Systems Initiative

7/16/2012

Accellera Systems Initiative Rolls Out the Unified Coverage Interoperability Standard

6/4/2012

Mentor Graphics First to Support Accellera UCIS with Questa Functional Verification Platform

6/4/2012

Dennis Brophy to Receive Accellera Systems Initiative Leadership Award

5/30/2012

Accellera Systems Initiative Drafts SystemC AMS 2.0 Standard

3/13/2012

Accellera and OSCI Approve Merger and Unite to Form Accellera Systems Initiative

12/5/2011

DVCon 2012 Boasts Record Number of Paper Submissions, Announces Keynote Speaker and Other Events

12/5/2011

Accellera Chair Shishpal Rawat Talks about Roadmap for IP and System Design Standards at IP-SOC 2011

11/3/2011

DVCon 2012 Announces Call for Paper and Panel abstracts and Tutorial Proposals

8/1/2011

Cadence Donates UVM World Website to Accellera

6/29/2011

Accellera and Open SystemC Initiative Announce Plans to Unite

6/23/2011

Accellera Shares Electronic Design Standards Information at DAC

6/1/2011

Accellera Announces IP Tagging Effort; Calls for Participation

4/27/2011

Accellera Approves UVM Standard

2/21/2011

Accellera Approves New Version of Electronic Design System Modeling Standard

1/28/2011

DVCon 2011 Announces Technical Program

12/13/2010

DVCon 2011 Announces Call for Paper and Panel Abstracts and Tutorial Proposals

7/28/2010

Celebrate Accellera’s 10 Years of Standards Excellence at 47th DAC

6/2/2010

Nominations for Accellera's 2010 Technical Excellence Award Due Monday, January 18

1/13/2010

Accellera Announces Call for Nominations for 2010 Technical Excellence Award

11/2/2009

Accellera Participates in 7th International SoC Conference Panel on Improving Design Productivity and IP Quality

10/28/2009

Accellera Members Approve VIP Standard Best Practices Guide

10/2/2009

DVCon 2010 Calls for Paper, Panel and Tutorial Proposals

8/12/2009

Accellera Aligns Intellectual Property Rights Policy with IEEE

7/23/2009

IEEE Approves Standard for On-Chip Scan Compression

7/14/2009

Accellera and the SPIRIT Consortium Announce Plans to Merge

6/12/2009

IEEE Approves New Low-Power IC Design Standard

3/20/2009

DVCon 2009 Announces New Executive Panel: "EDA: Dead or Alive"

1/30/2009

Accellera Announces Election of Officers for 2008/9

10/29/2008

DVCon 2009 Announces Call for Paper, Panel and Tutorial Proposals

8/28/2008

Accellera Board Approves New Version of Analog, Mixed-Signal Standard

8/21/2008

Mentor Donates Unified Coverage Database to the Accellera Unified Coverage Interoperability Standard Technical Subcommittee

7/21/2008

Bruce Cory to Receive Accellera’s 2008 Technical Excellence Award

5/28/2008

Synopsys Donates Proven VMM Methodology Library and Applications to Accellera

5/12/2008

Accellera Continues Support for Verification and Interoperability with Formation of New Standards Committee

5/7/2008

Accellera Announces Call for Nominations for 5th Annual Technical Excellence Award

3/14/2008

Accellera Supports VHDL 4.0 Standard and IEEE 1076-2008 Ratification

2/20/2008

Accellera Approves Functional Design Verification Standard

8/27/2007

DVCon 2008 Announces Call for Paper, Panel and Tutorial Proposals

8/15/2007

Accellera Announces Election of Corporate Member Companies to Board

7/24/2007

OneSpin Solutions Joins Accellera

5/30/2007

Accellera Approves High Performance Electronic Design Verification Standard

5/14/2007

Accellera Announces New Unified Power Format Standard

2/28/2007

Accellera Calls for Award Nominations to Honor Contributions to Its EDA Standards Efforts

2/5/2007

Accellera Furthers Design Productivity and Interoperability Through Standard Coverage Metrics

12/14/2006

Atrenta Donates Low Power Constraint Format to Accellera

11/8/2006

Accellera Approves On-Chip Test Interface and Compression Standard and Transfer to IEEE

10/18/2006

Accellera's Revised VHDL Standard Approved

10/9/2006

Denali Elected to Accellera Board of Directors

10/5/2006

Magma Donates Low-Power Technology to Accellera as Part of Standards Effort

9/21/2006

Mentor Graphics Donates Power Configuration File Format to the Accellera Unified Power Format Technical Subcommittee

9/19/2006

Synopsys Donates Technology for Low Power Design to Accellera Standards Organization

9/19/2006

Accellera Announces Formation of Unified Power Format Standards Committee

9/13/2006

Accellera and Si2 Announce Low Power Standards Workshop

9/5/2006

DVCon 2007 Announces Call for Paper, Panel and Tutorial Proposals

9/5/2006

Synopsys Donates Library of Advanced SystemVerilog Assertion Checkers to Accellera

7/28/2006

Accellera Approves VHDL Applications Programming Interface Standard to Improve Design Portability

7/21/2006

Accellera Transfers Physical Design Standard Work to Si2; Organizations Cooperate to Improve Electronic Design

6/21/2006

Accellera Calls for Nominations for Its Technical Excellence Award

4/26/2006

Accellera Approves New Open Verification Library Standard

8/24/2005

Accellera Approves New Version of Co-Emulation Modeling Interface Standard

5/31/2005

Accellera Calls for Nominations for Its Technical Excellence Award Honoring Contributions to Its Design Automation Standards Efforts

4/6/2005

Cadence Contribution to Accellera Boosts Efforts to Standardize IC Design Kits for Designers

3/22/2005

Accellera Announces Transistor-Level Behavioral Modeling Capability; Approves Verilog-AMS 2.2 Standard

2/14/2005

DVCon 2005 Paper, Panel and Tutorial Proposals due Monday, September 27

9/22/2004

Accellera Approves Updated Property Specification Language Standard for Electronic Design Verification

8/2/2004

Aldec Joins Accellera Standards Group

7/6/2004

Accellera Transfers SystemVerilog 3.1a Standard to IEEE Standards Association

5/28/2004

Magma Joins Accellera

5/26/2004

Accellera Approves SystemVerilog 3.1a Standard, Begins IEEE Process

5/24/2004

Accellera Announces Formation of Library Characterization and Interoperability Committee

5/3/2004

Accellera Announces New Award for Technical Achievement and Contributions to Its Design Automation Standards

5/3/2004

Accellera Joins IEEE Standards Association

4/12/2004


Go directly to the Accellera site for additional information.
Keywords: Accellera, EDA, HDL, Verilog, VHDL
207/68 10/30/2003 7449 1228
Designer's Mall
4th Of July countdown banner
0.5620117



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.6557617