Page loading . . .

  
 You are at: The item(s) you requested.Wednesday, May 22, 2013
Via and Return Path Discontinuity Impact on High Speed Digital Signal Quality  
Company: Sigrity, Inc.
 Printer friendly
 E-Mail Item URL

With increase of digital signal bus speed and fast rise time signal, some small discontinuities like via and nonnormal return path on a bus are becoming more important factors for signal quality and timing. Long via has higher impedance than normal trace transmission lines do due to high inductance and low capacitance. Return path discontinuity (RPD) also produces impedance discontinuity due to local return inductance and capacitance changes.

This paper discusses the effect of series via and parallel via coupling on signal quality and skew and analyzes how the effect of signal trace referring power plane— RPD on signal quality and skew. A few recommendations reducing via and RPD discontinuities are given.

Access the entire document on the Sigrity, Inc. website.

E-mail Sigrity, Inc. for more information.

Read more about
Sigrity, Inc.
on SOCcentral.com


Keywords: Sigrity, signal integrity,
205/7146 6/15/2004 9358 861
Add a comment or evaluation (anonymous postings will be deleted)



Designer's Mall
0.234375



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.4072266