Page loading . . .

  
 You are at: The item(s) you requested.Wednesday, June 19, 2013
Xpedion Design Systems, Inc.  
Address: 1900 McCarthy Blvd, Suite 210
              Milpitas, CA 95035 USA
Phone: 408-449-4000
Email: info@xpedion.com
Website: www.xpedion.com


Xpedion's mission is to deliver the premier design analysis and verification solutions for wireless and high-speed system-on-chip IC designers. Its products are tightly integrated with standard design flows and provide simulation and behavioral modeling solutions for high frequency wired and wireless communications IC design. The company's flagship product is the GoldenGate family of RF/Microwave simulation and modeling products.



Tutorials, White Papers, etc.

Rigorous RF and Microwave Oscillator Phase Noise Calculation by Envelope Transient Technique

EDA Tools

GoldenGate RFIC Simulator

Analog/Mixed Signal

News

Agilent Technologies to Acquire Xpedion Design Systems

7/28/2006

Xpedion and Jazz Semiconductor Partner to Provide Qualified Design Environment for Next Generation RFIC Designs

10/26/2005

Xpedion Implements the PSP Surface Potential Model in a Commercially Available Simulator

10/3/2005

Xpedion Design Systems Releases GoldenGate 3.4 Further Increasing RFIC Designer Productivity

10/25/2004

Xpedion Extends Sales and Support to China Through Distribution Agreement with Crescendo Technologies

10/25/2004

Kisel Microelectronics Adopts Xpedion Design Systems for RF Simulation

5/3/2004


Go directly to Xpedion Design Systems, Inc. for more company and product information.
Keywords: Xpedion Design Systems, EDA, RF design and simulation,
206/729 1/26/2003 1700 360
Rate this vendor's website (anonymous postings will be deleted)


Designer's Mall
4th Of July countdown banner
0.546875



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.609375