Page loading . . .

  
 You are at: The item(s) you requested.Wednesday, May 22, 2013
Mano a Mano with Manufacturing  
Publication: EDN Magazine
 Printer friendly
 E-Mail Item URL

October 14, 2004 -- Many electronic-product designers, whether they are developing ICs or pc boards, must now consider manufacturing issues much earlier in the design cycle than they did a few years ago. Most of these engineers are facing this problem for the first time and lack in-house knowledge of the available approaches or even the most severe pitfalls. Design engineers have worried about postdevelopment issues since the beginning of our industry, but their focus was testability, not manufacturability. When, as early as the 1970s, managers warned designers not to throw designs over the wall to manufacturing, they focused on the manufacturer's ability to test the finished product.

Manufacturing technologies kept pace with engineering, and designers focused on meeting the functional requirements of the product, not the fabrication method. Although design for test is still an important goal, DFM (design for manufacturing) has become even more important—because if you can't build it, you don't need to test it. Personal computing and the introduction of portable devices are the main forces behind a radical change in engineering methodology. Products must offer more functions but decreased power consumption and product size. Also, to provide reasonable performance, operating frequencies must increase. Miniaturization, whether in ICs or pc boards, is generating new classes of problems that electronics engineers are still learning to address and solve.

By Gabe Moretti, EDN Technical Editor


This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the EDN Magazine website.

Keywords: EDN Magazine, design for manufacturing, DFM,
564/9732 10/25/2004 7010 611


Designer's Mall
0.15625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.25